Coding for a Model of Random-access Memories of a Computer and Write-unidirectional Memories
نویسنده
چکیده
The OR-NOT operation x _ y between two binary vectors x and y of the same length is viewed as an operation between the new and old content of a random-access memory used to increase the speed of the access to the memory. Coding procedures that allow us to recover x based on x_y are developed and connections of this model of the memory with the model of write-unidirectional memory are established.
منابع مشابه
Low Power March Memory Test Algorithm for Static Random Access Memories (TECHNICAL NOTE)
Memories are most important building blocks in many digital systems. As the Integrated Circuits requirements are growing, the test circuitry must grow as well. There is a need for more efficient test techniques with low power and high speed. Many Memory Built in Self-Test techniques have been proposed to test memories. Compared with combinational and sequential circuits memory testing utilizes ...
متن کاملCoding for write-unidirectional memories and conflict resolution
Write-unidirectional memories (WUMs) have been introduced recently. They are binary storage devices having a close relationship to write-once memories (WOMs). When updating the information stored by a WUM the encoder can write 1 's to some positions of the WUM or O's to some positions of the WUM but it is not allowed to do both at the same time. Wolf, Wyner, Ziv and Korner investigated WOMs in ...
متن کاملAn FTL-Agnostic Layer to Improve Random Write on Flash Memory
Flash memories are considered a competitive alternative to rotating disks as non-volatile data storage for database management systems. However, even if the Flash Translation Layer – or FTL – allows both technologies to share the same block interface, they have different preferred access patterns. Database management systems could potentially benefit from flash memories as they provide fast ran...
متن کاملEvaluating Row Buffer Locality in Future Non-Volatile Main Memories
DRAM-based main memories have read operations that destroy the read data, and as a result, must buffer large amounts of data on each array access to keep chip costs low. Unfortunately, system-level trends such as increased memory contention in multi-core architectures and data mapping schemes that improve memory parallelism may cause only a small amount of the buffered data to be accessed. This...
متن کاملModels and Algorithms under Asymmetric Read and Write Costs
In several emerging non-volatile technologies for main memory (NVRAM) the cost of reading is significantly cheaper than the cost of writing. Such asymmetry in memory costs leads to a desire for “writeefficient” algorithms that minimize the number of writes to the NVRAM. While several prior works have explored write-efficient algorithms for databases or for the unique properties of NAND Flash, o...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 1997